The temptation of field emission displays  by Engelsen, Daniel den
 Available online at www.sciencedirect.com
 
Physics Procedia 00 (2008) 000–000 
www.elsevier.com/locate/XXX
 
Proceedings of the Seventh International Conference on Charged Particle Optics 
The temptation of field emission displays 
Daniel den Engelsen* 
Dong Fei Display R&D Center, College of Electronic Science and Engineering,Southeast University, 2 Si Pai Lou, Nanjing 210096, China 
Elsevier use only: Received date here; revised date here; accepted date here 
Abstract 
In spite of the large R&D-activities on Field Emission Displays (FEDs) in the last 25 years, nobody has been able to establish a 
FED-industry that is competitive with LCDs or PDPs. The main reason is that manufacturing of FEDs is too difficult, and thus 
too expensive; moreover, the recent success of LCDs and PDPs as Flat Panel Displays (FPDs) for TV is now discouraging (large) 
investments in FED manufacturing facilities. The two main challenges for designing and making FEDs, viz. high voltage 
breakdown and luminance non-uniformity, are described in this paper. Besides improvements in the field of emitter and spacer 
technology, a new architecture of FEDs, notably HOPFED, has been proposed recently to solve these two persistent hurdles for 
manufacturing FEDs.  © 2008 Elsevier B.V.
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1. Introduction 
A FED is a vacuum device in which electrons from millions of emitters travel to a patterned phosphor screen. A 
FED is a low weight flat panel display because spacers enable thin glass, as can be seen in Fig. 1. The thickness of a 
FED without driver electronics is typically 5-7mm; the size varies from 4-55 inches. The principle of light emission 
of a FED is based on Cathodo-Luminescence (CL), the same principle as applied in a CRT. 
 
In Fig. 1 the anode plate has an Al-backing layer, which is applied in FEDs having an anode voltage VA>6kV. 
Below this voltage transparent electrodes are used, usually of indium-tin oxide. In the range 0<VA<1.5kV FEDs 
usually apply low voltage phosphors, the range 1.5<VA<6kV is called medium voltage, whereas from VA>6kV on 
P22 CRT-phosphors can be applied. 
 
FEDs are passive matrix displays and they are driven line at a time. The matrix structure of the emitters and gates 
is shown in Fig. 2. It can be seen that the anode plate has a pixel structure, which corresponds with the cathode 
structure.  
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Fig. 1. Cross-section of FED. Distance between anode and cathode plate is about 2mm. Normal gate configuration is shown: 
gate voltage modulates the electron beam. Anode plate has R, G and B phosphor dots, separated by black matrix. 
The Al-layer makes electric contact and increases the luminance of the phosphor layers. 
In spring 2006, SED Inc., a joint venture of Canon and Toshiba, announced that the production of 55-inch FEDs, 
called SEDs, which was planned to start in 2006, was postponed to the end of 2007. This announcement fits in the 
distressing history of FEDs. In recent decades, PixTech, Motorola, Candescent, Canon/Toshiba, Sony, Futaba, 
Samsung, and other companies spent substantially more than one billion US-dollars on the development of medium- 
and large-area FEDs. 
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Fig. 2. Perspective view of a FED. Anode and cathode pixels. 
In spite of these efforts, Motorola stopped its industrialization of FEDs, while PixTech and Candescent went 
bankrupt. The key issue with FEDs is not front-of-screen performance; it’s scaling to (mass) production. Except for 
Futaba – which is ramping up a 3-inch FED for automotive applications – this has been the downfall of every effort 
to date. 
 
What is the temptation of FEDs that many companies continue to work on them, whilst LCDs and PDPs have 
become the dominant FPD technologies for TV? The main reason is that some developers (and their sponsors) 
believe that FEDs can be manufactured at lower costs than LCDs and PDPs.  Furthermore, the picture performance 
is much like that of a CRT – which many people still consider to be the standard for TV – and the power 
consumption should be lower than that of PDPs and LCDs of the same size. 
 
This paper deals with the big challenges of FEDs, viz. the non-uniformity of field emission and electric 
breakdown caused by the spacers: nobody has been successful to solve these problems simultaneously for mass 
production. 
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2. Field emitters 
Field emitters for FEDs may be divided into two classes, viz. direct and fractional emitters. In direct emitters the 
cathode current is flowing completely (or largely, if there is a small leakage current to the gate) to the anode, 
whereas in fractional emitters only 1-3% of the cathode current is entering the vacuum. In a recent review article on 
direct field emitters Xu and Huq have described exhaustively Spindt-type tips (both Mo and Si), diamond and 
Diamond-Like-Carbon (DLC), Carbon Nanotubes (CNTs), Printable Field Emitters and other nano-sized materials 
[1]. However, for FEDs also fractional emitters such as Metal Insulator Metal (MIM) [2-4], Surface Conduction 
Electron Emitter (SCE) [5-8] and Ballistic Electron Emitter (BEE) [9] are considered to be important. Fig. 3 shows 
the emitters, which are presently applied in FEDs and are believed to be future candidates. 
 
Spindt-type tips are cones of Mo or Si with a sharp tip: the sharper the tip, the stronger the local field strength in 
the vicinity of the tip. Thus sharp tips enhance the field emission in terms of threshold voltage and current density. 
Spindt-type tips have dominated FED-technology for about 40 years [1, 10, 11]. The technology for manufacturing 
Mo-tips on an industrial scale was developed in Candescent and Motorola in the 1990s. Motorola had to stop their 
industrial activities in making FEDs based on Spindt-type tips in 2000, because making these tips turned out to be 
very difficult. Candescent and Sony continued the development of this technology for a while, and were able to 
demonstrate a 13.2-inch FED working at 7kV anode voltage with acceptable luminance uniformity [12]. 
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Fig. 3. Cross sections of field emitters. MIM = Metal Insulator Metal, SCE = Surface Conduction Emitter 
 and CNT = Carbon Nanotube. The gate structure has not been indicated for the CNT. 
This was achieved by increasing the tip density (or emission site density) to a level of ~107 per cm2. Another 
technology for improving the uniformity was introducing a ballast resistor between tip and cathode connector [1]. 
These resistors smooth the differences between the tips largely.  
 
Now, only Futaba (Japan) has a small production of FEDs based on Spindt-type tips. Besides difficulties in 
manufacturing Mo-tips, it was found that these emitters were susceptible to poisoning by O2 and CO2 in the residual 
gas atmosphere of a FED [13]. 
 
MIM cathodes for a FED-application have been developed in Hitachi [2-4]. The advantages of these emitters are: 
generation of a narrow electron beam, which does not require an extra focusing grid, low driving voltage of <10V 
and being rather insensitive to ion bombardment and poisoning by residual gas components. The narrowness and the 
good directionality of the electron beam imply that most electrons will land on the target phosphor dot. The concept 
of beam landing is shown in Fig. 4. 
 
Good beam landing is essential for color purity and high lumen efficacy, as is shown in Fig. 4. The disadvantages 
of MIMs are: (1) low emission efficiency, being  only 1-3%, of the cathode current, which is reaching the anode 
plate (fractional emitter), and (2) rather high cost, since manufacturing of these emitters requires lithography with 
several mask steps. The uniformity of the emission from MIM cathodes is not very well known. Although the anodic 
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oxidation of Al is supposed to yield equidistant alumina layers all over the cathode plate, small variations in the 
thickness and density of the alumina may affect the tunneling efficiency and eventually lead to a perceptible non-
uniformity of the luminance distribution. 
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Fig. 4. Beam landing in an FED. Electrons, which land on adjacent phosphor dots, cause discoloration, 
electrons, which land on the black matrix, lower the lumen efficacy of the FED. 
BEEs, developed at Tokyo University of Agriculture and Technology and Matsushita Electric Works, are a 
separate class of MIM-cathodes, based on poly-Si [9]. For that reason they have not been depicted in Fig. 3. With 
MIM cathodes BEEs share the narrow beam, which can be well-directed, high current density and low drive voltage. 
However, they also share the rather high cost and low emission efficiency (fractional emitter). The uniformity of the 
luminance of these emitters is not particularly good: this also is the reason for some doubt regarding the MIM-
cathodes, discussed above. 
 
Since the fractional emitters of SED Inc., SCEs, will be treated separately in the next section, CNTs and printable 
field emitters will be described briefly first. 
 
Single-walled CNT Multi-walled CNT
 
Fig. 5. Artist impressions of single- and multi-walled CNTs. 
If the number of publications would be the criterion for the success of field emitters, CNTs would probably be 
the winners. Apart from the low threshold voltage, CNTs can be applied cost effectively by screen printing and 
CVD [1, 14]. The low threshold voltage is caused by the favorable form factor: long wires having a diameter of a 
few nanometers for single-walled CNTs up to 50nm for multi-walled CNTs, while the length may vary between 0.5 
and 5 m, compare Fig. 5. CNTs, especially screen printed CNTs, generate a rather wide beam angle and need a 
focusing grid to improve the beam landing [15]. FED prototypes made with CNTs show usually a poor uniformity 
of the luminance. The uniformity of the luminance of a CRT is determined by the uniformity of the screen (and 
shadow mask) only, whereas for a FED the uniformity of the luminance is not only dependent on the anode plate, 
but rather on the cathode plate. The improvement of the uniformity of field emitters is one of the largest challenges, 
especially for CNTs. Also ballast resistors, described afore, improve the uniformity of the emission of CNTs largely 
[14]. In spite of the application of this technology, the luminance uniformity of recent FED-CNT prototypes cannot 
compete with CRT, LCDs, PDPs and OLEDs. 
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Dijon et al. showed at SID’06 that a leakage current between the CNTs and the gate was the primary cause of the 
residual luminance non-uniformity in the LETI-Motorola FEDs [16]. By making the CVD-grown CNT-pads 
smaller, it was shown that the uniformity could be improved significantly from 95 to 98%: this is considered to be 
almost suited for TV-applications. Samsung’s team of E. J. Chi showed at SD’06 that electronic correction circuitry 
enabled improvement of the luminance uniformity in FEDs based on printed CNTs from their present level at 88% 
to 91% [17]. This still needs further improvement. 
 
Latham and coworkers have proposed to make printable field emitters of thick composite materials [1]. Printable 
Field Emitters Limited has developed this idea further [18] and is aiming to produce inks for printing field emitter 
layers. The advantage of these layers is the low cost for processing. The uniformity of the emission of these layers is 
not particularly good: it was shown that the uniformity can be improved substantially by using a hop-plate [19]. This 
concept will be described in more detail in the last section of this review. 
 
Xu and Huq have also reviewed the field emission capabilities of nano-materials such as SiC, ZnO, MoO3 and 
CuO, which have been synthesized recently [1]. It is too early to make predictions on possible industrial applications 
of these materials in FEDs. 
 
3. Surface Conduction Electron Emitter of SED Inc 
Fig. 6 shows the structure of a SCE as originally developed by Canon [5]. The structure is basically a 10nm thick 
PdO film, in which a 10nm wide nano-gap is formed. The PdO film can be applied with inkjet printing, basically a 
low cost manufacturing technology. For driving a SED a voltage is applied over the gap: a current will flow and a 
fraction, 1-3%, of this current enters the vacuum. In the early publications on SCE it was stated that electron 
tunneling across this gap was achieved in pure palladium oxide (PdO). However, from their recent publications, it 
has to be concluded that graphite plays a role as well [7]. The function of this graphite coating is still elusive; 
perhaps it is needed to control the gap width and to achieve in this way a uniform emission from pixel to pixel. The 
source of the carbon is an organic vapor such as acetone. 
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Fig. 6. Surface Conduction Emitter. Formation of graphite (a) and structure of the nano-gap in the PdO-layer 
with graphite (b). Graphite is deposited in the gap by a CVD-process during electrical activation of the emitters. 
As shown in Fig. 6, the nano-gap in the PdO film is formed in vacuum by electric processing in two steps. In the 
first step (Fig. 6a) the gap is formed by forcing a current through the film: by Joule heating the PdO film melts. In 
the next step the organic vapor is admitted to the vacuum chamber and a small amount of graphite is deposited into 
the gap, because of the high temperature there. Details of this processing have not been disclosed: however, because 
of the process times mentioned in [7], it has to be assumed that the emitters are processed simultaneously.  
 
The SCE current is reported to be very stable during (accelerated) life test. Lifetime of the luminance, i.e. the 
time for 50% decrease of the original luminance, of a SED, including the effect of phosphor degradation has not 
been published so far. Furthermore, 36-inch SED prototypes showed good luminance uniformity of >98%: this 
implies that SED Inc’s technology of controlling the electron tunneling is suited for TV-applications.  
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Fig. 7. Twin beam principle. Two electron beams are landing on each phosphor. The electron spots on the phosphor do not overlap completely: in 
this way the phosphor loading id reduced. The electric field close to the emitters enables good focusing on the phosphor dot. 
In the present design of SED a twin beam configuration is applied: one phosphor dot is bombarded with two 
electron beams, as shown in Fig. 7. It was said that this configuration limits the beam spreading and controls the 
beam landing: an extra focusing grid is therefore not necessary [8]. Since the two electron beams only partially 
overlap on the phosphor dot, the current density at the phosphor surface is minimized. Since the lumen efficacy of a 
SED screen is only 4lm/w, it is questionable whether the beam landing is as good as sketched in Fig. 7. Another 
advantage of this twin beam principle is halving of the current density of the field emitters: this will improve the 
lifetime of the emitters. 
 
The efficiency of the SCEs is only 3%, similar to that in MIMs and BEEs, requiring rather high currents in the 
cathode plate and consequently causing ohmic losses. To avoid these losses as much as possible, the resistance of 
the cathode bus lines needs to be small: this makes the use of thick Ag films likely, but also costly. Furthermore, the 
rather high currents in the cathode plate imply that the drivers for the signal and scan electrodes have to be made 
robust. In this respect direct emitters such as CNTs, having a theoretical emission efficiency of 100%, have a cost 
advantage. 
 
4. Architecture of an FED 
The luminous efficiency of a cathode luminescent display such as a FED is strongly dependent on the anode 
voltage: the higher the anode voltage the larger the luminous efficiency of the screen. Intensive R&D work has been 
done on low-voltage phosphors for Vacuum Fluorescent Displays (VFDs) and FEDs in the last quarter of the last 
century [20]. Low-voltage phosphors are excited at low anode voltage, the advantage of which is high reliability. In 
the low-voltage application of FEDs electric breakdown (flash-over) of the spacers is rare: this explains the 
popularity of low-voltage FEDs in the R&D-community of the 1990s. However, low-voltage phosphors have poor 
luminous efficiency, and using an aluminum-backing layer – a trick that is used to increase the efficiency of high-
voltage phosphors – doesn’t work at low anode voltage. Furthermore, another hurdle in applying low-voltage 
phosphors is rather fast phosphor degradation during life, because of the high current density [21]. For that reason 
FEDs for TV need to apply anode voltages in the range of 9-12kV.  
 
 
Before describing the system aspects of a FED in more detail, the basic equation for CL-emission from a 
phosphor screen will be considered. This equation represents the quantitative relation between luminance L in cd/m2 
on the one hand and phosphor efficiency ηp, instantaneous current density jp and anode voltage VA on the other 
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hand. The efficiency of a phosphor layer ηp on a screen needs to be corrected for the effect of black matrix, glass 
transmission and color filters (if present), viz.: 
 piηη /tFVjL Apsp=  (1) 
where ηs is the screen factor, a dimensionless number, which is ≤ 1, t is the pulse width (in s) and F is the refresh 
rate or frame frequency. In the case of good beam landing, no color filters and high glass transmission ηs could be as 
high as 90%. However, in the case of a wide beam angle a part of the electrons lands on the black matrix and does 
not contribute to the light generation. Furthermore, not only a narrow beam is important for beam landing, also 
precise alignment of cathode and anode plate during assembling and frit sealing are paramount, as can be derived 
from Fig. 2. Aligning of anode and cathode plate in sophisticated frit seal jigs will likely to be time consuming and 
might significantly contribute to the cost of manufacturing. 
 
The underlying assumption of equation (1) is that the total number of electrons bombarding the phosphor layer 
determines the luminance and that saturation effects at high current densities or duty cycles may be neglected. 
Although this latter simplification is generally not true, equation (1) yields a fair comparison between FEDs and 
CRTs, because phosphor saturation occurs in both. The duty cycle D (in %) is given by: 
 tFD = 100  (2) 
FEDs are mostly driven with pulse width modulation. That means that jp is constant and t (or duty cycle) is varied. 
At 10 kV the luminous efficiency, being the product of ηp and ηs, of a FED’s screen could be as high as 20 lm/W, as 
is shown in Fig. 8 (curve 1). 
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Fig. 8. Luminous efficiency of white light of phosphor powder screens, bombarded with electrons. Curve 1: CRT-phosphors in monochrome 
structure and Al-backing layer. Curve 2: as curve 1, effect of a shadow mask included: ~5x less efficient. Curve 3: effect of 50% glass 
transmission included (real CRT). Curve 4. Low voltage phosphors without Al-backing layer. Curve 5: effect of 50% glass transmission included. 
The 36-inch SED has a lumen efficacy of the screen at 10kV of only ~4lm/w for white light (CIE’31 color 
coordinates x=0.31, y=0.33), because SEDs are equipped with contrast enhancing color filters and black matrix, 
which reduce the light output. Furthermore, the SED has been designed to yield a high contrast ratio of 10000:1, 
which is realized with a rather thick Al-layer: this is reducing ηp as well. 
 
P22 CRT-phosphors would be still the best choice for a FED in obtaining a low power consumption at VA 
≈10kV, in spite of the formidable R&D-efforts in the field of low voltage CL-phosphors. Recently Samsung has 
claimed a slightly higher efficiency with SrGa2S4: Eu as green phosphor in a FED at 7kV as compared with ZnS: 
Cu, Al [17]. However, at VA ≈10kV this advantage does not exist [22]. Another problem of CL-phosphors, 
particularly ZnS phosphors, is electron-beam-induced degradation. Adequate solutions, such as reducing the crystal 
defects or coating ZnS with a thin layer of phosphate, have been published recently [23, 24]. 
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The published data on the 36-inch SED indicate a pulse width of 4.6 s or a duty cycle of 0.028% for generating a 
luminance of 150cdm2 (white) on the screen [6]. The number of lines of the SED-panel is 768 (HDTV-p), which 
means that the maximum pulse width is 21.7 s and the maximum duty cycle is 0.13%. Without phosphor saturation 
this could yield a maximum luminance of 705cdm2. At this moment the peak luminance of a SED is limited to 
400cd/m2.  It was said that the peak luminance will be increased to 500cd/m2 in the near future [6]. This is still not 
as high as in CRTs; however, this future peak luminance will be quite competitive with that of current LCDs and 
PDPs. 
 
Because of the fast-decaying P22 phosphors as used in CRTs, the response time for switching off is about 1ms, 
which enables excellent video performance without any motion artifacts. On large area SEDs, running at 60Hz 
frame frequency, flicker could become perceptible in images with high luminance. Whether this will be annoying 
needs to be figured out with perception studies. 
 
The total power consumption of the 36-inch SED wide-format set is 110 W, at 20% Average Pixel Level (APL), 
being normal for TV-signal, whereas the power dissipation in the screen is 42W to generate 150cd/m2. This means 
that at 20% APL about 70W is needed to emit electrons and to generate the various voltages in the set.  
 
Spacers – strips or columns of glass that electrically insulate the cathode and anode plates while controlling the 
distance between these plates and counteracting the atmospheric pressure on the plates – can acquire a surface 
charge when hit by electrons, and are always an issue with FEDs from both uniformity and reliability points of view. 
The high field strength of 5-10MV/m requires a sophisticated spacer technology and clean room working conditions. 
The effect of surface charging of a spacer is depicted in Fig. 9. In the SED samples shown at CEATEC 2005, the 
spacer strips with a height of 1.7mm were placed on the scan wires of the cathode plate and were virtually invisible. 
The application of an anode voltage of ≥7kV and being slim are incompatible or difficult to realize. When the 
electron beams adjacent to the spacers are not well focused, electrons hit the spacer, which gets charged and starts to 
deflect the electrons. Eventually, spacer charging leads to discharges and breakdown. To suppress surface charging 
and high-voltage breakdown, spacers may be coated with a thin film of a material having a secondary emission 
coefficient close to one over a wide range of energies of the bombarding electrons, or they may be slightly 
conductive. 
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Fig. 9. Spacers are charged when hit by electrons. This causes beam displacement. Furthermore, 
prolonged electron bombardment of spacers eventually leads to flash-over and breakdown 
In publications on FEDs, spacer technology is mostly treated in a step-motherly fashion – this was the case in the 
SED papers [6-8] as well as in the recent presentation of Motorola at the SID-meeting in June 2006 [25]. A simple 
finishing process as spot knocking, which is applied to CRT-guns, is not suited for FEDs. A new solution is the 
spacer free panel, developed by Asahi Glass [26]; however, since large panels need thick glass, these panels will be 
heavy and probably not cheap either. 
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5. HOPFED 
Philips’ HOPFED technology could solve the problems of luminance non-uniformity and spacer breakdown 
simultaneously [27, 28]. HOPFED is a FED equipped with field emitters, an anode plate containing the phosphors 
and a hop spacer plate between the cathode and the anode plate, as shown in Fig. 10. The structure of the HOPFED 
is derived from the ZEUS-display, developed by Philips in the 1990s [29]. For intra-pixel non-uniformity, i.e. non-
uniformity inside a pixel, no solutions have been presented so far. The hop-spacer of the HOPFED improves the 
intra-pixel uniformity largely [19, 30]. This finding implies that less attention may be paid to the uniformity of the 
emitters. In other words, the hop spacer could enable the application of rather cheap field emitters, e.g. the printable 
field emitters, as discussed earlier [19].  
 
In the hop-spacer, electron transport takes place over the insulator surface. Whereas in conventional FEDs spacer 
charging by electron bombardment should be prevented as much as possible, electron bombardment of the surface 
of the hop funnel is promoted and creates the unique properties of this architecture.  
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Fig. 10. Cross section of HOPFED. The double spacer architecture enables a uniform electron distribution on the phosphor dot. 
The hop-spacer is smoothing the non-uniformity of the electron emission of the field emitters. But also the beam 
landing is maximized in this design, generating a high lumen efficacy. 
 
Fig. 11 shows the improvement of the uniformity of the luminance when applying a hop spacer, coated with a 
MgO-layer, on top of a line of printed CNT-emitters. The anode was coated with a layer of green phosphors only. 
Although the hop spacer was expected to improve the intra-pixel uniformity only, it can be seen that the inter-pixel 
uniformity (between pixels) also improves substantially. Furthermore, the electron spots are hollow. This 
phenomenon is caused by the properties of the electron beam, the length of the screen spacer and the strength of the 
electron optic lens at the exit of the hop funnel. 
 
The spot sizes shown in Figs. 11c and d were calculated by Zhong et al. [30]. The screen funnel is coated with a 
Cr2O3-layer. Cr2O3 has in contrast with MgO a rather low secondary emission coefficient, so, the potential at the 
wall of the screen funnel is more evenly distributed. 
 
The profiles shown in Figs. 11c and 11d are calculated electron density plots. The distance between the two 
peaks matches with the measured diameters of the luminance rings on the phosphors. Fig. 7d depicts the spot of a 
cathode, which is only emitting half: from this figure it can be concluded that hopping is really smoothing the non-
uniformity of the emission of field emitters. 
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Fig. 11.  (a) Line emitter of printed CNTs with and without a hop spacer. Pixel pitch is 1.2mm, exit hole of hop funnel is 0.4mm.  The electron 
spots on the green phosphor have a ring shape.  (b) Computer simulation of electric fields and electron trajectories in hop and screen spacer. 
(c) Spot profile presented as electron density.    (d) Spot profile of pixel, where right half of cathode is not emitting. 
 
6. Conclusions 
FEDs are conceptual attractive, because they may be considered as mini-CRTs. However, this is also one of the 
pitfalls: cost effective manufacturing of FEDs has not been shown yet, in spite of the large R&D efforts in the last 
25 years. 
 
The main difficulties are luminance non-uniformity and spacer breakdown. SED Inc. claims to have overcome 
these difficulties; nevertheless, they have postponed the production of their displays for more than one year. Good 
beam landing is essential for maximizing lumen efficacy and minimizing power consumption. Besides the Surface 
Conduction Electron Emitters of SED Inc., CNTs and MIMs are considered to be candidates for future FEDs. 
Recent work by LETI-Motorola has shown that the non-uniformity of CNT-based FEDs could be solved largely. 
MIMs have the advance of narrow beam angle and good beam landing. 
 
Philips HOPFED is an elegant design, which solves the problem of uniformity and beam landing simultaneously.   
However, the ongoing progress in FED-technology does not answer the economic question whether large 
investments in FED manufacturing facilities can be justified in view of the dominant positions occupied by LCDs 
and PDPs for TV. 
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